Scanning top companies…
Core engineering roles get 10× fewer applicants than IT roles.
NVIDIA
Qualcomm
Samsung R&D
ISRO
DRDO
Texas Instruments
Intel
Bosch
L&T
Siemens
ABB
MediaTek
Checking NVIDIA…
Matching jobs to your stream and filters…
Scanning top companies…
Core engineering roles get 10× fewer applicants than IT roles.
Checking NVIDIA…
Matching jobs to your stream and filters…
“You survived JEE Advanced. A hiring manager is nothing.”
— Battle-tested wisdom
Loading job details…
Get a referral at Intel India
Referrals beat cold applications ~5x — opens LinkedIn search.
Highest reply rate — they're paid to source
Engineers on the team can refer you internally
People who posted "we're hiring" recently
Hi {{their name}}, I'm I. I just applied for the Physical Design Engineer role at Intel India and your profile stood out — would love a quick referral or even just a chat about the team. Happy to share my resume. Thanks!
Include these in your resume/cover letter to pass ATS filters
Highlighted keywords are explicitly listed as required skills.
Generating AI bullets using Gemini…
Sign in to get your ATS score and an enhanced resume tailored to this job.
Company
Intel India
Location
India, Bangalore
Type
Full Time
Posted
24 Aug 2026
Get a referral at Intel India
Referrals beat cold applications ~5x — opens LinkedIn search.
Highest reply rate — they're paid to source
Engineers on the team can refer you internally
People who posted "we're hiring" recently
Hi {{their name}}, I'm I. I just applied for the Physical Design Engineer role at Intel India and your profile stood out — would love a quick referral or even just a chat about the team. Happy to share my resume. Thanks!
Company
Intel India
Location
India, Bangalore
Type
Full Time
Posted
24 Aug 2026
Req ID
JR0285863
Minimum
- Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field with 5+ Years of experience in Physical Design execution. - Master's degree with 3+ Years of experience in Physical Design execution. - Deep knowledge in RTL-to-GDS workflows, including synthesis, place and route, and static timing analysis. - Expertise in optimization techniques for power, performance, and area (PPA). - Hands-on experience with industry-standard EDA tools for physical design and verification. - Comprehensive knowledge of clock tree synthesis and low-power design techniques. - Experience with competitive timing, floor planning methodologies (TFM), and multi-power domain analysis. Preferred