Scanning top companies…
Core engineering roles get 10× fewer applicants than IT roles.
NVIDIA
Qualcomm
Samsung R&D
ISRO
DRDO
Texas Instruments
Intel
Bosch
L&T
Siemens
ABB
MediaTek
Checking NVIDIA…
Matching jobs to your stream and filters…
Scanning top companies…
Core engineering roles get 10× fewer applicants than IT roles.
Checking NVIDIA…
Matching jobs to your stream and filters…
“You survived JEE Advanced. A hiring manager is nothing.”
— Battle-tested wisdom
Loading job details…
Get a referral at Synopsys India
Referrals beat cold applications ~5x — opens LinkedIn search.
Highest reply rate — they're paid to source
Engineers on the team can refer you internally
People who posted "we're hiring" recently
Hi {{their name}}, I'm I. I just applied for the Layout Design, Engineer role at Synopsys India and your profile stood out — would love a quick referral or even just a chat about the team. Happy to share my resume. Thanks!
Include these in your resume/cover letter to pass ATS filters
Highlighted keywords are explicitly listed as required skills.
Generating AI bullets using Gemini…
Sign in to get your ATS score and an enhanced resume tailored to this job.
Search Jobs Find Jobs For Where? Search Jobs Layout Design, Engineer Hyderabad, Telangana, India Engineering Employee Apply Save Job Share Email LinkedIn X Facebook Jump to Overview Job Description Benefits Culture How We Hire Overview Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries. Play Video Job Description Date posted 04/13/2026 Category Engineering Hire Type Employee Job ID 16919 Remote Eligible No Date Posted 04/13/2026 We Are:At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.You Are:You are a dedicated and meticulous Layout Design Engineer with a passion for semiconductor technology. You thrive in a collaborative environment, excited to partner with global teams and engage in circuit-layout interactions across various technology nodes. Your strong understanding of IC layout fundamentals, foundry design rules, semiconductor device physics, and digital design forms the backbone of your technical prowess. You possess a solid foundation in CMOS concepts and are well-versed in Unix/Shell/Python/TCL scripting, ready to leverage these skills for innovative projects. Your attention to detail, analytical mindset, and problem-solving abilities make you an ideal candidate for this role. You are proactive, eager to learn, and comfortable navigating the fast-paced world of IP development. You value quality, precision, and strive for continuous improvement, always looking for ways to optimize processes and contribute to high-impact projects. Your communication skills enable you to effectively articulate technical concepts and collaborate with cross-functional teams. You are open to feedback, adaptable, and committed to delivering excellence in every aspect of your work. If you are driven by curiosity, innovation, and a desire to shape the future of technology, Synopsys is the place for you.What You’ll Be Doing:Designing and developing a range of standard cell layouts, from simple cells (INV, ND, NR) to moderately complex (AOI, OAI, MUX, EN, EO) and advanced cells (Level Shifters, Flip Flops, Multi-bit combinational, Multi-bit Flip Flop cells) within the Logic Libraries IP team.Implementing standard cells across planar, CMOS, FinFet, GAA, uni-directional, and multi-directional routing technologies—from native to the latest cutting-edge platforms.Applying comprehensive knowledge to perform and analyze sign-off checks (DRC/LVS/ERC/ANT/DFM) to ensure compliance and optimize manufacturability, performance, and yield in various foundries.Collaborating with global teams, circuit design, CAD, and PD teams to resolve design and methodology issues, and to implement and optimize layout designs.Conducting design reviews and providing constructive feedback to improve overall quality and performance.Employing Unix/Shell/Python/TCL/ICV scripting to automate and enhance design workflows, enforce QA checks, and generate quality metrics.The Impact You Will Have:Contributing to the creation and optimization of world-class Logic Library IP solutions used in advanced semiconductor products.Ensuring robust manufacturability and high yield by rigorously enforcing foundry design rules and sign-off checks.Driving innovation by implementing layouts for the latest technology nodes, supporting the evolution of chip design.Enhancing productivity and quality through automation of verification flows, QA steps, and reporting.Collaborating across disciplines, influencing methodology and best practices for layout design and verification.Supporting Synopsys’ position as a leader in semiconductor IP, contributing to the success of customers worldwide.What You’ll Need:Bachelor’s degree in Engineering, Electronics, or related field, with 0–2 years of experience in standard cell or logic library layout development.Proficiency in Python/TCL/Perl/SKILL/ICV and shell scripting for automation and workflow enhancement.Strong understanding of CMOS fundamentals, double patterning (DPT), electromigration/IR, ESD/latch-up, noise, and digital layout concepts.Experience with EDA tools such as Synopsys Custom Compiler, Virtuoso, Innovus/ICC2, and ICV/Calibre for DRC/LVS/DFM sign-off.Excellent written and spoken English for effective technical communication and documentation.Ability to work independently and collaborate effectively with cross-functional and global teams.Who You Are:Analytical thinker with a keen eye for detail and quality.Adaptable and open to learning new technologies and methodologies.Strong communicator, able to articulate complex technical concepts clearly.Collaborative team player, comfortable working in diverse, global teams.Proactive, self-motivated, and results-oriented with a commitment to excellence.The Team You’ll Be A Part Of:You will be part of a dynamic, innovative, high-performing, globally distributed Logic Library layout design team focused on creating world-class IP solutions. The team is dedicated to excellence and continuous improvement, working collaboratively to achieve the organization's goals. Together, you’ll push the boundaries of semiconductor design and deliver impactful solutions to industry leaders.Rewards and Benefits:We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details abou
Company
Synopsys India
Location
Where?
Type
Full Time
Experience
Fresher / Entry Level
Added
16 Apr 2026
Get a referral at Synopsys India
Referrals beat cold applications ~5x — opens LinkedIn search.
Highest reply rate — they're paid to source
Engineers on the team can refer you internally
People who posted "we're hiring" recently
Hi {{their name}}, I'm I. I just applied for the Layout Design, Engineer role at Synopsys India and your profile stood out — would love a quick referral or even just a chat about the team. Happy to share my resume. Thanks!
Company
Synopsys India
Location
Where?
Type
Full Time
Experience
Fresher / Entry Level
Added
16 Apr 2026
Req ID
93979726560
Synopsys India
Semiconductor