Scanning top companies…
Core engineering roles get 10× fewer applicants than IT roles.
NVIDIA
Qualcomm
Samsung R&D
ISRO
DRDO
Texas Instruments
Intel
Bosch
L&T
Siemens
ABB
MediaTek
Checking NVIDIA…
Matching jobs to your stream and filters…
Scanning top companies…
Core engineering roles get 10× fewer applicants than IT roles.
Checking NVIDIA…
Matching jobs to your stream and filters…
“You survived JEE Advanced. A hiring manager is nothing.”
— Battle-tested wisdom
Loading job details…
Get a referral at Cisco India
Referrals beat cold applications ~5x — opens LinkedIn search.
Highest reply rate — they're paid to source
Engineers on the team can refer you internally
People who posted "we're hiring" recently
Hi {{their name}}, I'm I. I just applied for the ASIC DFT Engineer/ ASIC Engineer role at Cisco India and your profile stood out — would love a quick referral or even just a chat about the team. Happy to share my resume. Thanks!
Include these in your resume/cover letter to pass ATS filters
Highlighted keywords are explicitly listed as required skills.
Generating AI bullets using Gemini…
Sign in to get your ATS score and an enhanced resume tailored to this job.
Company
Cisco India
Location
Bangalore, India
Type
Full Time
Experience
1–4 years
Posted
24 Feb 2026
Get a referral at Cisco India
Referrals beat cold applications ~5x — opens LinkedIn search.
Highest reply rate — they're paid to source
Engineers on the team can refer you internally
People who posted "we're hiring" recently
Hi {{their name}}, I'm I. I just applied for the ASIC DFT Engineer/ ASIC Engineer role at Cisco India and your profile stood out — would love a quick referral or even just a chat about the team. Happy to share my resume. Thanks!
Company
Cisco India
Location
Bangalore, India
Type
Full Time
Experience
1–4 years
Posted
24 Feb 2026
Req ID
2009688
Cisco India
* Bachelor's or a Master’s Degree in Electrical or Computer Engineering required with at least 1-4 years of experience. * Knowledge of the latest innovative trends in DFT, test and silicon engineering. * Experience with Jtag protocols, Scan and BIST architectures, including memory BIST and boundary scan. * Experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets, PrimeTime * Experience working with Gate level simulation, debugging with VCS and other simulators. Preferred
Qualcomm India
Qualcomm India
Qualcomm India
It