India, BangaloreFull Time10+ years experienceSalary not disclosedAdded 1 Apr 2026
CSEComputer Science & EngineeringECE_VLSIVLSI DesignECEElectronics & Communication EngineeringCSE_HPCHigh Performance Computing
ATS Keywords for Your Resume
Include these in your resume/cover letter to pass ATS filters
AICGPUIPProcessRFRTLSTASoCTimingFEAGoHPCRust
Highlighted keywords are explicitly listed as required skills.
Generating AI bullets using Gemini…
Job Description
Job Description
Develops the logic design, register transfer level (RTL) coding, and simulation for graphics IPs (including graphics, compute, display, and media) required to generate cell libraries, functional units, and the GPU IP block for integration in full chip designs.
Participates in the definition of architecture and microarchitecture features of the block being designed.
Applies various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation.
Reviews the verification plan and implementation to ensure design features are verified correctly across verification hierarchies, drives unit level verification, and resolves and implements corrective measures for failing RTL tests to ensure correctness of features.
Supports SoC customers to ensure highquality integration of the GPU block.
Qualifications
Candidate must possess a minimum of bachelor's degree / MS degree in Computer Engineering, Computer Science or Electrical Engineering with 10+ years of industry experience.
Job Type: Experienced Hire Shift: Shift 1 (India) Primary Location: India, Bangalore Additional Locations: Business group: At the Data Center Group (DCG), we're committed to delivering exceptional products and delighting our customers.
We offer both broad-market Xeon-based solutions and custom x86-based products, ensuring tailored innovation for diverse needs across general-purpose compute, web services, HPC, and AI-accelerated systems.
Our charter encompasses defining business strategy and roadmaps, product management, developing ecosystems and business opportunities, delivering strong financial performance, and reinvigorating x86 leadership.
Join us as we transform the data center segment through workload driven leadership products and close collaboration with our partners.
Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Position of Trust N/A Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices.
We do not charge any fees during our hiring process.
Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment.
If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.